

REASUNOS

RS100N60G

N-Channel Enhancement Mode MOSFET



Lead Free Package and Finish


Applications:

- High Frequency Switching
- Synchronous Rectification

ID	R _{Ds(ON)} (Typ.)	V _{DSS}
60A	7.2mΩ	100V

Features:

- V_{DSS}=100V; ID=60A@ VGS=10V
- R_{Ds(ON)}<8mΩ @ VGS=10V
- Extremely low switching loss
- Surface-mounted package
- High UIS and UIS 100% Test
- RoHS Compliant



Not to Scale

Ordering Information

Part Number	Package	Marking
RS100N60G	PDFN 5X6	RS100N60G

Absolute Maximum Ratings T_c=25°C unless otherwise specified

Symbol	Parameter	RS100N60G	Units
V _{DSS}	Drain-to-Source Voltage	100	V
ID	Continuous Drain Current (T _c =25°C)	60	A
	Continuous Drain Current T _c =100°C	38	
I _{DM}	Pulsed Drain Current (Note*1)	240	
P _D	Power Dissipation (T _c =25°C)	63	W
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy (Note*2)	90	mJ
T _L TPKG	Maximum Temperature for Soldering		°C
	Leads at 0.063in(1.6mm)from Case for 10 seconds	300	
	Package Body for 10 seconds	260	
T _J and T _{TSG}	Operating Junction and Storage Temperature Range	-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings"Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS100N60G	Units	Test Conditions
R _{θJC}	Junction-to-Case	2.0	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150°C.

REASUNOS

RS100N60G

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	100	--	--	V	VGS=0V, ID=250μA
IDSS	Drain-to-Source Leakage Current	--	--	1	μA	VDS=80V, VGS=0V
IGSS	Gate-to-Source Forward Leakage	--	--	100	nA	VGS=+20V, VDS=0V
	Gate-to-Source Reverse Leakage	--	--	-100		VGS=-20V, VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance	--	7.2	8.0	mΩ	VGS=10V, ID=20A
VGS(TH)	Gate Threshold Voltage	1.2	--	2.6	V	VGS=VDS, ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time	--	17	--	nS	VDS=50V ID=20A VGS=10V RG=3Ω
trise	Rise Time	--	4	--		
td(OFF)	Turn-OFF Delay Time	--	32	--		
tfall	Fall Time	--	8	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	2122	--	pF	VGS=0V VDS=50V f=100KHz
Coss	Output Capacitance	--	618	--		
Crss	Reverse Transfer Capacitance	--	25	--		
Qg	Total Gate Charge	--	41.8	--	nC	VDS=50V ID=20A VGS=10V
Qgs	Gate-to-Source Charge	--	9	--		
Qgd	Gate-to-Drain("Miller") Charge	--	10	--		

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _{SD}	Source-Drain Current(Body Diode)	--	60	--	A	
I _{SDM}	Pulsed Source-Drain Current(Body Diode)		240	--	A	
V _{SD}	Diode Forward Voltage	--	--	1.2	V	I _S =20A,V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	50	--	nS	V _{GS} =0V I _F =20A,di/dt=100A/μS
Q _{rr}	Reverse Recovery Charge	--	71	--	nC	

Notes:

*1.Repetitive Rating: Pulse width limited by maximum junction temperature

*2.EAS condition:T_J=25°C,L=0.5mH,V_{DS}=50V

Typical Feature curve

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 5. Capacitance Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature




Figure 4. Body Diode Forward Voltage vs Source Current and Temperature




Figure 6. Gate Charge Characteristics




Figure 8. Normalized On Resistances vs Junction Temperature




Figure 9. Maximum Continuous Drain Current vs Case Temperature




Figure 10. Maximum Power Dissipation vs Case Temperature




Figure11. Drain-to-Source On Resistance vs Gate Voltage and Drain Current




Figure 12. Maximum Safe Operating Area





Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Test Circuits and Waveforms

Figure A.
Gate Charge Test Circuit




Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure E. Diode Reverse Recovery Test Circuit




Figure F. Diode Reverse Recovery Waveform






Figure G. Unclamped Inductive Switching Test Circuit



$$E_{AS} = \frac{I_{AS}^2 L}{2}$$

Figure H. Unclamped Inductive Switching Waveforms

PDFN5X6-8L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification or alteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failure to when properly used in accordance with instructions for used provided in the labeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.