

RS60N30D

2.Drain

N Channel MOSFET

Applications:

- •PWM applications
- ·Load switch
- Power management

P6)

Lead Free Package and Finish

lD	Rds(ON)(Max.)	VDSS
30A	35mΩ	60V

Features:

•VDS=60V; ID=30A

RDS(ON) < $35m\Omega$ @ VGS =10V Rds(on) < $40m\Omega$ @ VGS =4.5V

- •Ultra Low On-Resistance
- •High UIS and UIS 100% Test
- •RoHS Compliant





Ordering Information

Part Number	Package	Marking
RS60N30D	TO-252	RS60N30D

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS60N30D	Units
VDSS	Drain-to-Source Voltage	60	V
ID	Continuous Drain Current (Tc=25℃)	30	
ID	Continuous Drain Current Tc=100°C	14	Α
IDM	Pulsed Drain Current (Note*1)	60	
PD	Power Dissipation (Tc=25℃)	45	W
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy (Note*2)	72	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	$^{\circ}$
	Package Body for 10 seconds		C
TJ and TSTG	Operating Junction and Storage	-55 to 175	
13 anu 1816	Temperature Range	-55 (0 175	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS60N30D	Units	Test Conditions
RθJC	Junction-to-Case	3.3	.c∖M	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +175℃.

Copyright Reasunos http://www.reasunos.com REV:A0 JULY 2021 Page 1 of 8



RS60N30D

OFF Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	60			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μΑ	VDS=60V,VGS=0V
1000	Gate-to-Source Forward Leakage			100	~ Λ	VGS=+20V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-20V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
RDS(on)	Chatia Dunin to Course On Desistence (Nata+2)		22.0	35.0	mΩ	VGS=10V,ID=20A
KD3(0II)	Static Drain-to-Source On-Resistance (Note*3)		26.0	40.0	mΩ	VGS=4.5V,ID=10A
VGS(TH)	Gate Threshold Voltage	1.2	1.5	2.5	V	VGS=VDS,ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		5			VDS=30V
trise	Rise Time		2.6			VGS=10V
td(OFF)	Turn-OFF Delay Time		16		nS	ID=2A RG=3Ω
tfall	Fall Time		2.3			RL=6.7OΩ

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		500) (OO 0) (
Coss	Output Capacitance		60		pF	VGS=0V VDS=30V
Crss	Reverse Transfer Capacitance		25			f=1.0MHz
Qg	Total Gate Charge		47			VDS=30V
Qgs	Gate-to-Source Charge		6		nC	ID=4.5A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		14			

Copyright Reasunos http://www.reasunos.com REV:A0 JULY 2021 Page 2 of 8



RS60N30D


Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)			30	Α	
ISDM	Pulsed Source-Drain Current(Body Diode)			20		Maximum Pulsed Drain to Source Diode Forward Current
VsD	Diode Forward Voltage			1.2	V	IS=20A,VGS=0V
trr	Reverse Recovery Time		35		nS	VGS=0V
Qrr	Reverse Recovery Charge		53		nC	IF=20A,di/dt=100A/μ

Notes:

- *1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
- *2. EAS condition: TJ=25°C, VDD=30V, VG=10V, L=0.5mH, RG=25Ω
- *3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%

Typical Electrical and Thermal Characteristics (Curves)









Figure 2 Transfer Characteristics

Copyright Reasunos http://www.reasunos.com REV:A0 JULY 2021 Page 3 of 8

RS60N30D







Figure 3 Rdson- Drain Current









Figure 5 Gate Charge

Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds

Figure 8 Safe Operation Area

Copyright Reasunos http://www.reasunos.com

REV:A0 JULY 2021

Page 4 of 8




Figure 9 BV_{DSS} vs Junction Temperature Figure 10 $V_{GS(th)}$ vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance

Copyright Reasunos http://www.reasunos.com REV:A0 JULY 2021 Page 5 of 8


Test Circuit 1) EAS test Circuit



2) Gate charge test Circuit




3) Switch Time Test Circuit





Package outline drawing



			Dime	ensions				
Ref.		Millimete	ers	Inches				
	Min.	Тур.	Max.	Min.	Typ.	Max		
A	2.10		2.50	0.083		0.098		
A2	0		0.10	0		0.004		
В	0.66		0.86	0.026		0.034		
B2	5.18		5.48	0.202		0.216		
С	0.40		0.60	0.016		0.024		
C2	0.44		0.58	0.017		0.023		
D	5.90	*	6.30	0.232		0.248		
D1		5.30REF		C	.209RE	F		
E	6.40		6.80	0.252		0.268		
E1	4.63	1		0.182				
G	4.47		4.67	0.176		0.184		
н	9.50	8	10.70	0.374		0.421		
L	1.09	8	1.21	0.043	e .	0.048		
L2	1.35		1.65	0.053		0.065		
V1		7°			7°			
V2	0°		6°	0°		6°		

RS60N30D

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A0 JULY 2021 Page 8 of 8