

RS60N80S

N-Channel Enhancement Mode MOSFET



Lead Free Package and Finish


Applications:

- •BMSsystem
- LCDMappliances
- •High power inverter system

lD	Rds(ON)(Typ.)	VDSS
80A	7mΩ	60V

Features:

- •VDS=60V; ID=80A@ VGS=10V
- •RDS(ON)<8mΩ @ VGS=10V
- Surface-mounted package
- •High UIS and UIS 100% Test
- •RoHS Compliant



Ordering Information

Part Number	Package	Marking
RS60N80S	TO-263	RS60N80S

Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS60N80S	Units	
VDSS	Drain-to-Source Voltage	60	V	
ID	Continuous Drain Current (Tc=25℃)	80		
טוט	Continuous Drain Current Tc=100℃	60	Α	
lом	Pulsed Drain Current (Note*1)	320]	
PD	Power Dissipation (Tc=25℃)	110	W	
VGS	Gate-to-Source Voltage	±20	V	
EAS	Single Pulse Avalanche Engergy (Note*2)	390	mJ	
	Maximum Temperature for Soldering			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	°C	
	Package Body for 10 seconds		C	
TJ and TSTG	Operating Junction and Storage	-55 to 150		
10 414 1010	Temperature Range	00 10 100		

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS60N80S	Units	Test Conditions
RθJC	Junction-to-Case	1.36	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.

Copyright Reasunos http://www.reasunos.com REV:A0 JUL.2022 Page 1 of 9



RS60N80S

OFF Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	60			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μΑ	VDS=60V,VGS=0V
ICSS	Gate-to-Source Forward Leakage			100	nΛ	VGS=+20V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-20V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		7	8	mΩ	VGS=10V,ID=20A
VGS(TH)	Gate Threshold Voltage	2.0		4.0	V	VGS=VDS,ID=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		8.5			VDS=30V
trise	Rise Time		7		nS	ID=20A VGS=10V
td(OFF)	Turn-OFF Delay Time		40		113	RL=4.5Ω
tfall	Fall Time		15			RG=1.5Ω

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		4000			VGS=0V
Coss	Output Capacitance		290		pF	VDS=30V
Crss	Reverse Transfer Capacitance		210			f=1MHz
Qg	Total Gate Charge		90			VDS=30V
Qgs	Gate-to-Source Charge		9		nC	ID=20A
Qgd	Gate-to-Drain("Miller") Charge		18			VGS=10V

Copyright Reasunos http://www.reasunos.com REV:A0 JUL.2022 Page 2 of 9



RS60N80S

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)		80		А	
ISDM	Pulsed Source-Drain Current(Body Diode)		320		Α	
Vsd	Diode Forward Voltage (Note*3)			1.2	V	IS=20A,VGS=0V

Notes:

Typical Feature curve

Figure 1 Output Characteristics





Figure 2 Transfer Characteristics



Copyright Reasunos http://www.reasunos.com REV:A0 JUL.2022 Page 3 of 9

^{*1.}Repetitive Rating: Pulse width limited by maximum junction temperature

^{*2.}EAS condition:TJ=25°C,L=0.5mH,IAS=30A

^{*3.}Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 1.5%, RG=25 Ω , Starting TJ=25 $^{\circ}$ C

Figure 3 On-Resistance vs. ID and VGS




Figure4 On-Resistance vs. Junction Temperature




Figure5 On-Resistance vs. VGS





Figure6 Body Diode Forward Voltage



Copyright Reasunos http://www.reasunos.com REV:A0 JUL.2022 Page 4 of 9

Figure 7 Gate-Charge Characteristics




Figure8 Capacitance Characteristics




Figure9 Maximum Forward Biased Safe Operation Area





Figure 10 Single Pulse Power Rating Junction- to-Ambient



Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure E.Diode Reverse Recovery
Test Circuit




Figure F.Diode Reverse Recovery Waveform





Figure G.Unclamped Inductive Switching Test Circuit




$$EAS = \frac{IAS^2L}{2}$$

Figure H.Unclamped Inductive Switching Waveforms

Page 8 of 9



Package outline drawing



Symbol	MIN. Dimensions	In Millimeters MAX.			
Оунноог					
A	4.40	4.80			
b	0.76	1.00			
L4	0.00	0.25			
С	0.36	0.50			
L3	1.50	0 REF			
L1	2.29	2.79			
E	9.80	10.40			
E1	7.40 REF				
c2	1.25	1.45			
b2	1.17	1.47			
D	8.60	9.00			
D1	5.10 REF				
e	2.54 REF				
L	14.6	15.8			
θ	0° ± 3°				
L2	1.27 REF				



Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A0 JUL.2022 Page 9 of 9