

500V N-Channel MOSFET




Lead Free Package and Finish

FEATURES

- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)



Device Marking and Package Information

Device	Package	Marking
RS6N50F	TO-220F	RS6N50F
RS6N50MD	TO-251	RS6N50MD
RS6N50D	TO-252	RS6N50D

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Value			Unit
		TO-220F	TO-252	TO-251	
Drain-Source Voltage ($V_{GS} = 0V$)	V_{DSS}	500			V
Continuous Drain Current	I_D	6			A
Pulsed Drain Current (note1)	I_{DM}	24			A
Gate-Source Voltage	V_{GSS}	± 30			V
Single Pulse Avalanche Energy (note2)	E_{AS}	80			mJ
Avalanche Current (note1)	I_{AS}	4			A
Repetitive Avalanche Energy (note1)	E_{AR}	48			mJ
Power Dissipation ($T_C = 25^\circ\text{C}$)	P_D	36	75		W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55~+150			$^\circ\text{C}$

Thermal Resistance

Parameter	Symbol	Value			Unit
		TO-220F	TO-252	TO-251	
Thermal Resistance, Junction-to-Case	R_{thJC}	3.47	1.67		$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	R_{thJA}	62.5	60		

Specifications $T_J = 25^{\circ}\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	500	--	--	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 500V, V_{GS} = 0V, T_J = 25^{\circ}\text{C}$	--	--	1	μA
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 30V$	--	--	± 100	nA
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	3.0	--	4.0	V
Drain-Source On-Resistance (Note3)	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 3.0A$	--	1.2	1.5	Ω
Dynamic						
Input Capacitance	C_{iss}	$V_{GS} = 0V,$ $V_{DS} = 25V,$ $f = 1.0\text{MHz}$	--	535	--	pF
Output Capacitance	C_{oss}		--	63	--	
Reverse Transfer Capacitance	C_{rss}		--	4.7	--	
Total Gate Charge	Q_g	$V_{DD} = 400V, I_D = 6.0A,$ $V_{GS} = 10V$	--	14.4	--	nC
Gate-Source Charge	Q_{gs}		--	2.8	--	
Gate-Drain Charge	Q_{gd}		--	6.8	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD} = 250V, I_D = 6.0A,$ $R_G = 25\Omega$	--	36	--	ns
Turn-on Rise Time	t_r		--	7.8	--	
Turn-off Delay Time	$t_{d(off)}$		--	80.5	--	
Turn-off Fall Time	t_f		--	23.5	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I_S	$T_C = 25^{\circ}\text{C}$	--	--	6	A
Pulsed Diode Forward Current	I_{SM}		--	--	36	
Body Diode Voltage	V_{SD}	$T_J = 25^{\circ}\text{C}, I_{SD} = 3.0A, V_{GS} = 0V$	--	--	1.4	V
Reverse Recovery Time	t_{rr}	$V_{GS} = 0V, I_S = 6.0A,$ $di_F/dt = 100A/\mu s$	--	460	--	ns
Reverse Recovery Charge	Q_{rr}		--	1.313	--	μC

Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. $L=10\text{mH}, V_{DD} = 50V, R_G = 25\Omega, \text{Starting } T_J = 25^{\circ}\text{C}$
3. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 1\%$

Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics ($T_J = 25^\circ\text{C}$)




Figure 2. Body Diode Forward Voltage




Figure 3. Drain Current vs. Temperature




Figure 4. BV_{DSS} Variation vs. Temperature




Figure 5. Transfer Characteristics





Figure 6. On-Resistance vs. Temperature



Typical Characteristics $T_j = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Capacitance




Figure 8. Gate Charge




Figure 9. Transient Thermal Impedance TO-220F




Figure 10. Transient Thermal Impedance TO-251, TO-252




Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform







TO-220F



Symbol	Min	Non	Max
A	9.96	10.16	10.36
B	15.67	15.87	16.07
C	13.14	13.34	13.54
D	1.20	1.30	1.40
E		1.20	
F		2.54	
G		5.08	
H	7.60	7.80	8.00
I	7.10	7.30	7.50
J	6.48	6.68	6.88
K	8.99	9.19	9.39
L	2.34	2.54	2.74
M		45°	
N	0.49	0.50	0.52
O	2.15	2.35	2.55
P	4.50	4.70	4.90
Q		0.50	
S	4°	4.5°	5°
T1		3.45	
T2		3.18	
T3		1.50	
T4		1.20	
T5		1.50	
R	0.77	0.8	0.83

TO-252



Symbol	Min	Non	Max
A1	5.22	5.32	5.42
A2	6.55	6.60	6.65
B	7.05	7.10	7.15
C1	0.70	0.80	0.90
C2	9.70	9.90	10.10
D	1.00 REF.		
E	0.76 REF.		
F	2.286 REF.		
G	4.572 REF.		
J	0.95	1.00	1.05
K	6.05	6.10	6.15
L	0.508 REF.		
L1	2.65	2.80	2.95
M	7° REF.		
N	0.508 REF.		
O	0.96	1.01	1.06
P	2.25	2.30	2.35
Q	0.00	0.05	0.10

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification or alteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.