

N Channel MOSFET

Lead Free Package and Finish


Applications:

- Adapter & Charger
- AC-DC Switching Power Supply
- LED driving power
- PC Power Supply


ID	R _D S(ON)(Typ.)	V _{DSS}
7A	1.1Ω	650V

Features:

- 100% avalanche tested
- Improved dv/dt capability
- Fast switching capability
- RoHS Compliant



TO-251

**Ordering Information**

Part Number	Package	Marking
RS7N65MD	TO-251	RS7N65MD

Not to Scale

Absolute Maximum Ratings T_c=25°C unless otherwise specified

Symbol	Parameter	RS7N65MD	Units
V _{DSS}	Drain-to-Source Voltage (Note*1)	650	V
I _D	Continuous Drain Current	7	
I _{D@ 100 °C}	Continuous Drain Current	4.6	A
I _{DM}	Pulsed Drain Current (Note*2)	28	
P _D	Power Dissipation	97	W
V _{GDS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy L = 10mH, V _{DD} = 50V, R _G = 25 Ω, T _J = 25 °C	101	mJ
E _{AR}	Repetitive Pulse Avalanche Energy (pulse width limited by maximum junction temperature)	40	mJ
T _L TPKG	Maximum Temperature for Soldering Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
T _J and T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS7N65MD	Units	Test Conditions
R _{θJC}	Junction-to-Case	1.29	°C/W	Drain lead soldered to water cooled heatsink, P _D adjusted for a peak junction temperature of +150°C.
R _{θJA}	Junction-to-Ambient	60		1 cubic foot chamber, free air.

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650	--	--	V	VGS=0V, ID=250μA
IDSS	Drain-to-Source Leakage Current	--	--	1.0	μA	VDS=650V, VGS=0V
IGSS	Gate-to-Source Forward Leakage	--	--	100	nA	VGS=+30V VDS=0V
	Gate-to-Source Reverse Leakage	--	--	-100		VGS=-30V VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance	--	1.1	1.4	Ω	VGS=10V, ID=3.5A
VGS(TH)	Gate Threshold Voltage	2.0	--	4.0	V	VGS=VDS, ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time	--	15	--	nS	VDS=325V ID=7A RG=25Ω (Note:3,4)
trise	Rise Time	--	18	--		
td(OFF)	Turn-OFF Delay Time	--	80	--		
tfall	Fall Time	--	35	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	990	--	pF	VGS=0V VDS=25V f=1.0MHz
Coss	Output Capacitance	--	97	--		
Crss	Reverse Transfer Capacitance	--	6.9	--		
Qg	Total Gate Charge	--	22	--	nC	VDS=520V ID=7A VGS=10V (Note:3,4)
Qgs	Gate-to-Source Charge	--	4.3	--		
Qgd	Gate-to-Drain("Miller") Charge	--	13	--		

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _s	Continuous Source Current	--	--	7	A	Integral pn-diode in MOSFET
I _{SM}	Maximum Pulsed Current	--	--	28	A	
V _{SD}	Diode Forward Voltage	--	--	1.4	V	I _s =3.5A,V _{GS} =0V V _{GS} =0V I _s =7A,di/dt=100A/μs
t _{rr}	Reverse Recovery Time	--	300	--	nS	
Q _{rr}	Reverse Recovery Charge	--	4.1	--	μC	

Notes:

*1.T_J=±25°C to +150°C.

*2.Repetitive rating;pulse width limited by maximum junction temperature.

*3.Pulse width≤300μs;duty cycle ≤1%.

*4.Basically not affected by temperature.

Typical Feature curve

Figure1.TypicalOutput Characteistics




Figure2. Body Diode Forward Voltage




Figure3. Drain Current vs. Temperature




Figure4. BVDSS Variation vs. Temperature




Figure5.Transfer Characteristics




Figure6.On-Resistance vs. Temperature




Figure7. Capacitance




Figure8.Gate Charge





Figure9.Transient Thermal Impedance TO-251



Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit




Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms



Test Circuits and Waveforms

Figure E. Diode Reverse Recovery Test Circuit

Figure F. Diode Reverse Recovery Waveform






Figure H. Unclamped Inductive Switching Waveforms

Package outline drawing

TO-251

Unit:mm



Dim.	Min.	Max.
A	2.15	2.45
A2	0.9	1.1
A3	Typ0.5	
b	0.74	0.86
c	0.9	1.1
D	5.33	5.53
D2	3.65	4.05
E	6.0	6.2
E2	0.91	1.36
e	Typ2.29	
e1	Typ4.58	
L	3.7	4.3
All Dimensions in millimeter		

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information is current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extent Reasunos deems necessary to support this warranty. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification or alteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failure to when properly used in accordance with instructions for use provided in the labeling,can be reasonably expected to result in significant injury to the user.

- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.
-